Are there any good examples of FPGA implementations of CNN?

I see one example in Verilog on github: https://github.com/ziyan/altera-de2-ann/blob/master/src/ann/...